

FIG. 1




FIG. 2a




FIG. 2b








FIG. 2c








FIG. 3a




FIG. 3b




FIG. 3c

4
E/G.




FIG. 5a





FIG. 5b






FIG. 6




FIG. 7




FIG. 8a




FIG. 8b




FIG. 8c

FIG. 8d is a block diagram of a digital signal processing system for demodulating a spread spectrum signal. The system includes an A/D converter 870, a multi-channel processor 872, a summing junction 876, a derotation phasor multiplier 878, and a despreading stage 880.




FIG. 8d





FIG. 9

FIG. 10







FIG. 11






FIG. 13





FIG. 14

FIG. 15






FIG. 16




FIG. 17




FIG. 18




FIG. 19




FIG. 20




FIG. 21





FIG. 22






FIG. 24




FIG. 25




FIG. 26




FIG. 27




FIG. 28




FIG. 29

FIG. 30